Chess: retargetable code generation for embedded DSP processors

نویسندگان

  • Dirk Lanneer
  • Johan Van Praet
  • Augusli Kifli
  • Koen Schoofs
  • Werner Geurts
  • Filip Thoen
  • Gert Goossens
چکیده

This chapter introduces Chess, a retargetable code generation environment for xed-point DSP processors. Chess addresses a range of commercial as well as application-speciic processors, which are increasingly being used for embedded applications in telecommunications, speech and audio processing. Chess is based on a mixed be-havioural/structural processor representation model, which can account for many architectural peculiarities that are typical for xed-point DSP processors. In addition , the code generator is employing a number of eecient optimisation techniques. These features result in highly optimal machine code.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Methods for Retargetable Dsp Code Generation

E cient embedded DSP system design requires methods of hardware/software codesign. In this contribution we focus on software synthesis for partitioned system behavioral descriptions. In previous approaches, this task is performed by compiling the behavioral descriptions onto standard processors using target-speci c compilers. It is argued that abandoning this restriction allows for higher degre...

متن کامل

RCG: Retargetable Code Generation Methodology for Embedded Processors

Embedded systems tightly serve the needs of consumer electronics, home automation and portable devices. During the period of developing embedded systems, code generation is always seen a design challenge because every embedded processor has its own specific characteristic. In this paper, we propose a retargetable code generation (RCG) methodology which can generate retargetable C program for em...

متن کامل

A retargetable VLIW compiler framework for DSPs withinstruction-level parallelism

A standard design methodology for embedded processors today is the system-on-a-chip design with potentially multiple heterogeneous processing elements on a chip, such as a very long instruction word (VLIW) processor, digital signal processor (DSP), and field-programmable gate array. To be able to program these devices, we need compilers that are capable of generating efficient code for the diff...

متن کامل

Retargetable Compilers for Embedded DSPs

Programmable devices are a key technology for the design of embedded systems, such as in the consumer electronics market. Processor cores are used as building blocks for more and more embedded system designs, since they provide a unique combination of features: exibility and reusability. Processor-based design implies that compilers capable of generating e cient machine code are necessary. Howe...

متن کامل

Instruction Set De nition and Instruction Selection for ASIPsJohan

Application Speciic Instruction set Processors (ASIPs) are eld or mask programmable processors of which the architecture and instruction set are opti-mised to a speciic application domain. ASIPs ooer a high degree of exibility and are therefore increasingly being used in competitive markets like telecommunications. However, adequate CAD techniques for the design and programming of ASIPs are mis...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1994